

| | | | |
|---|--|-----------------------------------|---------------------------------|
| Form PTO-1449 (REV 8-83) | DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE MAY 06 2002 | SERIAL NO. 09/761,190 | ATTY DOCKET NO. MP0042CIP |
| INFORMATION DISCLOSURE CITATION (USE SEVERAL SHEETS IF NECESSARY) PAGE 1 OF 1 | | APPLICANT Lam, Yat-Tung et al. | FILING DATE January 18, 2001 |
| | | GROUP: Not Yet Assigned 2124 | |

U.S. PATENT DOCUMENTS


| E.I. | DOCUMENT NUMBER | DATE | NAME | CLASS | SUBCLAS | FILING DATE |
|------|-----------------|--------|----------------|-------|---------|-------------|
| CD | AA 6035320 | 3/7/00 | Kiriaki et al. | | | |
| CD | AB 5777910 | 7/7/98 | Lu | | | |
| CD | AC 5535150 | 7/9/96 | Chiang | | | |

FOREIGN PATENT DOCUMENTS

| E.I. | DOCUMENT NUMBER | DATE | COUNTRY | CLASS | SUBCLAS | TRANSLATION |
|------|-----------------|---------|---------|-------|---------|-------------|
| CD | AD WO 46867 | 9/16/99 | PCT | | | |

OTHER DOCUMENTS (INCLUDING AUTHOR, TITLE, DATE, PERTINENT PAGES, ETC.)

| | | |
|----|----|---|
| CD | AE | "An Adaptive Multiple Echo Canceller for Slowly Time Varying Echo Paths", Yip and Etter, IEEE Transactions on Communications, October 1990 |
| CD | AF | "Digital Signal Processing", Alan V. Oppenheim et al., pp. 155-163 |
| CD | AG | "A 100 MHz Output Rate Analog-to-Digital Interface for PRML Magnetic-Disk Read Channels in 1.2 um CMOS", Gregory T. Uehara and Paul R. Gray, ISSCC94/Session 17/Disk-Drive Electronics/Paper FA 17.3, 1994 IEEE International Solid-State Circuits Conference, pp 280-281 |
| CD | AH | "72Mb/s PRML Disk-Drive Channel Chip with an Analog Sampled Data Signal Processor", Richard G. Yamasaki et al., ISSCC94/Session 17/Disk-Drive Electronics/Paper FA 17.2, 1994 IEEE International Solid State Circuits Conference, pp 278-279 |
| CD | AI | "A Discrete-Time Analog Signal Processor for Disk Read Channels", Ramon Gomez et al., ISSCC93/Session 13/Hard Disk and Tape Drives/Paper FA 13.1, 1993 ISSCC Slide Supplement, pp. 162-163 and 279-280 |
| CD | AJ | "A 50 MHz 70 mW 8-Tap Adaptive Equalizer/Viterbi Sequence Detector in 1.2 um CMOS", Gregory T. Uehara et al., 1994 IEEE Custom Integrated Circuits Conference, pp. 51-54. |

| | |
|--|------------------------|
| EXAMINER  | DATE CONSIDERED 7/9/03 |
|--|------------------------|

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; draw line through citation if not in conformance and not considered. Include copy of this form with next communication to the applicant.

BEST AVAILABLE COPY